If you have been doing hardware design using Verilog and/or VHDL, and use VHDL to build testbench, I think you will agree with me, that it is nice if you can refer to any signal in any module beneath the testbench module similar to what Verilog can do.

When doing hardware verification, us